ABSTRACT This paper presents the reference spur reduction techniques for an analog phase-locked loop (PLL). A simple leakage compensation loop is proposed, which cancels the leakage current of the PLL loop filter with a negligible power overhead. This leakage compensation loop senses the leakage current of the loop filter from the up and down pulse widths in the steady state and compensates for the charge loss due to the leakage current. A systematic approach for the reference spur reduction is also proposed. Since a PLL operates as a band pass filter in the frequency domain, the reference spur can be filtered out by cascading the PLLs. The optimization technique for the cascaded PLLs is presented that minimizes the reference spur without degrading the phase noise performance. The proposed techniques are verified using an 800-MHz PLL chip fabricated in 65-nm CMOS process. The prototype PLL achieves the reference spur of −68.57 dBc while the conventional charge-pump PLL without the proposed spur reduction techniques achieves −42.83 dBc.
I. INTRODUCTION
AS CMOS technology scales down, an analog charge-pump (CP) phase-locked loop (PLL) suffers from some challenges caused by an analog loop filter: a vulnerability of passive elements to process, voltage and temperature (PVT) variations, a large chip area and a leakage current [1] . An all-digital PLL (ADPLL) has been widely explored to overcome these challenges [1] - [3] . However, because of the quantization noise from a time-to-digital converter (TDC) and a digitally controlled oscillator, and the power consumption by the TDC and a digital loop filter, there are still a lot of demands for analog PLLs in low-power and high-performance applications [4] - [8] . One of the most critical challenges of the CP-PLL in deep-submicron CMOS technology is a reference spur due to a leakage current of a loop filter capacitor [9] . The reference spur degrades spectral purity and timing accuracy of the PLL output.
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There have been many researches on the reduction of the reference spur focusing on the CP current mismatch [11] - [14] , while only a few of them take into account the leakage current of the loop filter. A CP proposed in [10] can reduce the reverse leakage current and the charge sharing of the CP efficiently, but it is still subject to the leakage current. A amplitude controlled charge pump proposed in [11] can reduce the current mismatch of the CP inherently, but it also cannot compensate for the leakage current. A digital calibration technique proposed in [13] is capable of calibrating the leakage current of the loop filter since it compares the rising edges of UP and DN pulses which contain the leakage information. However, since [13] uses different reset delays in the calibration stage and in the normal operation stage, the leakage current comes again after the calibration is done. In this work, the reference spur reduction techniques for the analog PLL are described. The proposed techniques are validated with an 800-MHz PLL chip fabricated in 65-nm CMOS technology.
Section II studies the effect of the leakage current of the loop filter in the CP-PLL. In Section III, two techniques for the reference spur reduction are proposed. A detailed circuit implementation of the prototype PLL is presented in Section IV. Section V shows the measurement results of the implemented PLL, and Section VI concludes this work. Fig. 1(a) and (b) show a block diagram of the conventional CP-PLL and the steady-state waveforms, respectively. In deep-submicron CMOS technology, a substantial leakage current flows from the gate to the channel due to a direct tunneling and therefore the control voltage of the voltage-controlled oscillator (VCO), V ctrl , decreases slowly even when the CP is completely off. To compensate for this charge loss, a phase frequency detector (PFD) provides wider a UP pulse and then the CP injects the additional charges to the loop filter. Since the amount of the additional charge should be equal to the charge loss caused by the leakage current, the difference between the UP and DN pulses ( T) can be calculated as
II. EFFECT OF THE LEAKAGE CURRENT OF THE LOOP FILTER
where T ref is the period of the reference clock, I leak is the leakage current of the loop filter, and I cp,0 is the amplitude of the current of the CP. Using the Fourier Series, I cp is expressed as
Meanwhile, the impedance of the loop filter Z LF (s) is represented as
Since the second pole of Z LF is much lower than the reference frequency, only the fundamental frequency component of the I cp is of concern. The fundamental frequency component of the CP current, I cp,fref , is achieved by neglecting harmonic tones in (2) . Therefore, from (2) and (3), V ctrl becomes
where V 0 is the DC component of V ctrl . Since the output frequency of the PLL, f clk , is proportional to V ctrl , the reference spur can be derived using the frequency modulation theory [15] . Assuming that the modulation index, β, is sufficiently small, the reference spur amplitude is approximately half of the modulation index (J 1 (β) ∼ = β/2). Therefore, the reference spur amplitude is given as
SPUR fref
= 20 log(
where K vco is the VCO gain in Hz/V. This is the same result as [11] , but in this paper, I cp,fref is also presented in terms of I leak and I cp,0 .
Since the reference spur amplitude is proportional to the leakage current, it is important to reduce the leakage current for the reference spur reduction. The thick oxide MOS capacitors can be used to mitigate the gate leakage current. However, since the thick oxide MOS capacitor has the small capacitance per unit area, the area of the MOS capacitor increases significantly. This paper proposes a simple closed-loop solution for the leakage current of the loop filter and a systematic solution for the further reduction of the reference spur.
III. REFERENCE SPUR REDUCTION TECHNIQUES A. PROPOSED LEAKAGE COMPENSATION LOOP
As mentioned in the previous section, if the leakage current of the loop filter exists, the PFD provides the wider UP pulse. The pulse-width difference in the PLL equilibrium state, T, is linearly proportional to the leakage current as shown in (1). Fig. 2 shows a proposed leakage current compensation loop to reduce the reference spur. It consists of a capacitor, a PMOS, and a CP. This CP senses the pulse-width difference between the UP and DN pulses and adjusts I comp to compensate for I leak . If I comp is smaller than I leak , the UP pulse is wider than the DN pulse. Hence, the CP in the compensation loop provides the negative charge, resulting in the increase of I comp and vice versa. In the steady state, the widths of the UP and DN pulse are the same, and the leakage current and the compensation current are forced to be equal. Since the outputs of the PFD used in the PLL are reused to sense the leakage current, there is no additional sensing circuits used in the proposed technique. As a result, the proposed leakage compensation loop can be implemented with negligible power and hardware overhead.
On the other hand, the proposed compensation loop contributes the noise into the loop filter. The noise of the proposed compensation loop is applied to V cap rather than Vctrl. The noise transfer function of the PMOS transistor to the Vctrl is given as
Compared to the eq. (3), it does not have compensation zero. Therefore, unlike the noise of the main loop CP and the PFD, the noise of the proposed compensation loop is more attenuated by the loop filter. The total integrated jitter is not significantly degraded by the proposed leakage compensation loop. Fig. 3 shows the simulated steady-state waveforms of V ctrl , the UP pulse and the DN pulse. The simulation condition is the same as the prototype PLL: T ref is 20ns and I leak is 2uA. Without the leakage compensation loop, the UP and DN pulse-width difference and the ripple on V ctrl are 978 ps and 2.33 mV, respectively. However, after the leakage compensation loop is enabled, T is reduced to 28.1ps, so the ripple on V ctrl is also reduced from 2.33mV to 0.094 mV. According to eq. (5), the calculated amplitudes of the reference spur with and without the proposed compensation loop are −77.6 dBc and −43.2 dBc, respectively. Note that when the leakage compensation loop is enabled, T is not induced by the leakage current of the loop filter anymore but is induced by the CP current mismatch of the leakage compensation loop. Fig. 4 shows the block diagram of the cascaded PLLs. It is well-known that a PLL operates as the band pass filter in terms of the reference clock whose bandwidth is the loop bandwidth of the PLL. Therefore, if the two PLLs are cascaded and the second PLL has a low loop bandwidth, it filters out the out-band phase noise including the reference spur. Any types of the PLL can be used as long as the PLL filters out the out-band phase noise of the reference. As the loop bandwidth of the second PLL becomes smaller, it can filter out the spur more, but the VCO phase noise increases as well. Therefore, when designing the loop bandwidth of the second PLL, both the spur and the VCO phase noise should be considered.
B. REFERENCE SPUR REDUCTION BY CASCADING PLLs
The linearized model of the cascaded PLLs is shown in 
) .
It has three poles: two at the origin and one over the crossover frequency. It also has one compensation zero below the crossover frequency. The open loop transfer function of the second PLL, H ol,2 (s), can be derived in the same manner except that it doesn't have the divider factor N in the denominator. From the open loop transfer function, the closed-loop transfer functions of the first PLL can be derived:
)
.
The closed-loop transfer functions of the second PLL, H cl2,in (s) and H cl2,pn (s), can be derived from H ol,2 (s) as well. According to (8) and (9), the PLL operates as the second order low pass filter for the input phase noise, and operates as the second-order high-pass filter for the VCO phase noise. The crossover frequency, f CO , is equal to the PLL loop bandwidth. Let the amplitudes of the spur at out1 and out are SPUR fref,out1 and SPUR fref,out , respectively. SPUR fref,out1 is given in eq. (5), and the SPUR fref,out is given as
And the phase noise contributions of two VCOs at the out are given as follows:
From (10), (11) and (12), it can be inferred that decreasing the bandwidth of the second PLL helps in suppressing the reference spur, whereas the suppression of the VCO phase noise is reduced. The bandwidth of the first PLL cannot be higher than the one tenth of f ref for the stability issue, so that the bandwidth of the one tenth of f ref is chosen in the first PLL.
On the other hand, when optimizing the bandwidth of the second PLL, the situation is somewhat different. Since the reference frequency of the second PLL is Nf ref , the bandwidth of the second PLL can be greater than the one tenth of f ref .
If the bandwidth of the second PLL is higher than that of the first PLL, the phase noise of the VCO in the second PLL is reduced at the cost of the degradation of spur filtering. Because there are two VCOs in the cascaded PLL, the phase noise contributions by the VCOs are minimized when each VCO has the same contribution. As a result, in order to maximize the reference spur reduction without degrading the phase noise performance, the bandwidth of the second PLL should be equal to the bandwidth of the first PLL. Note that the in-band phase noise generated by the two PLLs also has the same contribution except the second PLL has no divider.
In the prototype PLL, the bandwidth of the second PLL is the one tenth of the f ref .
To obtain the phase margin of 65 • , f P1 is designed to be 4.5 times the bandwidth of the first PLL. more attenuated by the second PLL, as shown in Fig. 6 . In the prototype PLL, N is equal to 16, and the harmonic reference spur is attenuated by 75.1 dB and becomes negligible. Fig. 7 shows the overall architecture of the prototype PLL. The first PLL generates an 800-MHz clock from a 50-MHz reference clock and employs the proposed leakage compensation loop. The second PLL is cascaded to further reduce the reference spur. Note that the leakage compensation loop is not adopted in the second PLL. As mentioned in the previous section, the harmonic spur generated in the second PLL is negligible without the proposed leakage compensation loop. The 2'b Rsel signal changes the resistance of loop filter to compensate for the phase margin degradation due to the PVT variation. The two PLLs employ the same circuits for the VCO and the PFD because they have the same output frequency and structure. 
IV. CIRCUIT IMPLEMENTATION A. OVERALL ARCHITECTURE

B. CHARGE-PUMP
A mismatch between the pull-up and pull-down currents of the CP is another source of the reference spur. To reduce the CP current mismatch, the CP with two replica-feedback biasing circuits proposed in [8] and [14] is employed. The circuit diagram of the CP and the simulation result of the pump current versus V ctrl are shown in Fig. 8 . Fig. 8(b) shows that the CP exhibits a small pump current mismatch across a wide control voltage range. 
C. VOLTAGE CONTROLLED OSCILLATOR
In the prototype PLL, a 4-stage pseudo differential ring VCO is used, and the circuit diagram of the VCO is shown in Fig. 9 . The structure of the delay cell is similar to the conventional current-starved inverter, but the switch devices (Mn1, Mp1) are placed near VDD or GND as shown in Fig. 9(b) . This change of the position of the switch devices and the current source devices (Mn2, Mp2) gives some advantages.
The first advantage is that it has a full swing. In the case of the conventional current-starved inverter, the source voltages of switch devices (Mn1, Mp1) do not reach VDD or GND during the transition, and the output voltage swing is limited. On the other hand, in the case of the modified current-starved inverter, the source voltages of switch devices are tied to VDD or GND and the full output swing can be achieved.
The second advantage is that impulse sensitivity function (ISF) of the VCO is narrowed. It is widely known that the amplitude of the ISF is inversely proportional to the slope of the transition [16] . Therefore, in order to narrow the ISF, it is important to maintain the steep slope during the transition. But in the case of the conventional current-starved inverter, V ds of the current source devices (Mn2, Mp2) falls below the overdrive voltage during the early stage of the input transition and the current source devices operate in the linear region. Therefore, the drain current is reduced during the early stage VOLUME 7, 2019 of the input transition and the slope of the transition is reduced as well. On the other hand, the current source devices of the modified current-starved inverter operate in the saturation region and flow the constant current during the most of the transition time. As a result, the ISF of the modified current-starved inverter becomes narrower than the ISF of the conventional one. Fig. 10(a) shows the simulated ISF of the conventional and modified current-starved inverter. It can be seen that both the amplitude and the width of the ISF are reduced. The RMS value of the ISF of the modified current-starved inverter is 31.2% lower than the conventional one. Note that the RMS value of the ISF is proportional to the phase noise [16] .
The third advantage is the linearization of the VCO gain curve. As mentioned above, in the case of the conventional current-starved inverter, the current source devices operate in the linear region during the early stage of the transition and operate in the saturation region during the remaining stage of the transition. The average current of the current source devices depends on the ratio of the time that the current source devices operate in the linear region to that operating in the saturation region. However, this ratio has the non-linear relationship with the change in V ctrl . Therefore, the frequency curve of the VCO using the conventional current-starved inverter is non-linear, and the VCO gain varies with V ctrl . On the other hand, in the case of the modified current-starved inverter, the current source devices operate in the saturation region. As a result, the average current of the current source devices is well controlled by V ctrl . Because the frequency of the VCO is almost linearly proportional to the average current of the current source devices, the frequency curve of the VCO with the modified current-starved inverter is linear, and therefore the variation of the VCO gain is much smaller than that with the conventional current-starved inverter. Fig. 10(b) and (c) shows the simulated frequency curve of the VCO and the VCO gain curve, respectively. The peak-to-peak variation of VCO gain of the conventional VCO is 4.44 GHz/V, which is 89% of the average gain, while that of the modified VCO is 0.95 GHz/V, which is 33% of the average gain. Even considering the difference between the center frequencies, the normalized variation of the modified VCO is 62% lower than that of the conventional one.
V. MEASUREMENT RESULTS
The prototype PLL is fabricated in 65-nm CMOS process. The die photomicrograph and the power breakdown are shown in Fig. 11 . The PLL includes the two cascaded PLLs and occupies an active area of 0.85 × 1.1 mm 2 . All circuits use the same supply voltage of 1.3 V. A single PLL consumes 2.4 mW and the proposed leakage compensation loop consumes a negligible power. The total power consumption of the PLL is 4.8 mW. Fig. 12 shows the measured reference spurs at the output of the first PLL and the second PLL. The first PLL without the proposed leakage compensation loop achieves the reference spur of −42.83 dBc (Fig. 12(a) ). This is close to the calculated reference spur using eq. (5), which is −43.2 dBc. When the proposed leakage compensation loop is enabled, the reference spur is reduced to −48.73 dBc (Fig. 12(b) ). The measured spur suppression by the proposed leakage compensation loop is 5.9 dB, but is much lower than the expected spur suppression. This seems to be due to the fact that the measured reference spur with the proposed compensation loop is not induced by the leakage current but the other spur sources. Fig. 12(c) shows the reference spur of the cascaded PLL while the leakage compensation loop is disabled in the first PLL. The measured reference spur is −63.8 dBc, which means the second stage PLL filters out the reference spur by −20.97 dB. Fig. 12(d) shows the reference spur of the PLL with the proposed two techniques, the leakage compensation loop and the cascaded PLLs. It achieves the reference spur of −68.57 dBc, which improves the spur by 25.74 dB compared to the PLL without the spur reduction techniques. Fig. 13 shows the measured phase noise and integrated RMS jitter of the prototype PLL. The yellow trace (trace 1) shows the raw data, and the blue trace (trace 2) shows the VOLUME 7, 2019 smooth trace of the raw data. The frequency of the output clock is 800 MHz and the integrated RMS jitter from 10 kHz to 100 MHz is 8.13 ps. The measured phase noise values at 10MHz and 100MHz are −121.5 dBc and −139.4 dBc, respectively. The performance of the PLL is summarized in Table 1 . Table 2 shows the comparison table with the stateof-the-art CP-PLLs. The proposed PLL demonstrates the spur performance compatible with the state-of-the-art CP-PLLs.
VI. CONCLUSION
The two spur reduction techniques for an analog PLL are proposed and validated using the 800-MHz prototype PLL. The proposed leakage compensation loop reuses the PFD outputs to sense the leakage current and compensates for the leakage current of the loop filter with a negligible power overhead. The second proposed technique is to cascade PLLs. Since the PLL filters out the input noise that is higher than the PLL bandwidth, the reference spur can be reduced by cascading the PLLs. To minimize the reference spur without degrading the phase noise, the bandwidth of the cascaded PLLs should be equal to the bandwidth of the first PLL. Designers can freely choose the number of cascaded PLLs based on the system requirements for the reference spur. The measurement results show that the proposed spur reduction techniques reduce the reference spur by 25.74 dB. The PLL is fabricated in 65-nm CMOS process and consumes 4.8 mW in total. 
